A novel Insulated Gate Bipolar Transistor (IGBT) electrothermal modeling approach involving PSpice and ANSYS/Icepak with both high accuracy and simulation speed has been presented to study short-circuit of a 1.7 kV/1 kA commercial IGBT module.
I TRODUCTIO
Power electronic systems play a particularly important role in motor drives, utility interfaces with renewable energy sources, power transmission, electric or hybrid electric vehicles and many other applications. In 2012, nearly 70% of all electricity was processed through power electronics, the rate of which is likely to reach 80 % in 2015 [1] . In modern power electronic systems, there are increasing demands to improve whole system endurance and safety level while reducing manufacturing and maintenance costs [2] . According to manufacturers' questionnaires, semiconductor devices are considered the most critical and fragile component in industrial power electronic systems [3] , the failure of which result in up to 34% of power electronic system failures [4] . Because IGBTs are one of the most critical components as well as the most widely used semiconductor devices in industrial power electronic systems in the range above 1kV and 1kW [4] , the reliability of IGBTs has drawn more and more attention. In particular, the ability to withstand abnormal conditions (e.g. short-circuits), is strictly required to achieve sufficient robustness in critical applications, especially where the maintenance costs are very high [5] .
It is worth pointing out the junction temperature (Tj) is probably the most critical parameter responsible for IGBT converters failures. For instance, the phenomena of current constriction and thermal runaway, which cause IGBT modules failures during heavy loads and short-circuits, are commonly connected with regenerative effects involving high Tj [6] . Additionally, the final destruction coming from various failure-triggering events, (e.g. dynamic breakdown, latch-up and gate driver failure) is similarly due to high Tj [7] . Therefore, a precise electro-thermal model is required to accurately estimate the Tj in order to determine IGBT modules robustness margins and prevent potential failures with high confidence levels.
Plenty of research has been conducted into IGBT electrical-thermal co-simulation.
Traditional ways of extending widely-used electrical simulation tools (e.g. Spice, Saber) to electrical-thermal simulations by introducing lumped thermal impedance, cannot provide accurate Tj as well as temperature distribution and hot spots because there are only a few thousands intrinsic nodes in such tools, which are not enough to guarantee the accuracy [8] . Finite-Element Method (FEM) software lacks optimization with respect to a multiphysics approach, resulting in a dramatic degeneration in simulation speed and accuracy.
For instance, thermal simulator Icepak connected with circuit-level simulator Simplorer in ANSYS leads to heavy and slow process (seconds per simulation point). Moreover, this intrinsicallysingle-cell approximation method unavoidably loses plenty of information, e.g. uneven fast Tj variation and hot spots dynamics in IGBT chips, which strongly limit the prediction of imbalances among the cells of the real device. Another solution -physical cell-level (i.e. in the scale of few square microns) FEM simulation, like TCAD, can hardly predict temperature distribution among several cells [9] , which is critical for studying short-circuit behavior.
Recently, a novel electro-thermal modeling method has been proposed, which combines a physics-based, device-level, distributed electrical PSpice model with a thermal FEM simulation, gaining flexibility on the electrical side without losing accuracy on the thermal side. Moreover, independent time steps are adopted for the electrical and thermal parts, thus achieving high calculation efficiency [10] , [11] . This paper applies this method to model a 1.7 kV/1 kA IGBT power module, and further study its electrical/ thermal behavior during short-circuits. The electro-thermal model is further validated by a 6 kA/1.1 kV Non-Destructive-Tester (NDT) for IGBT short-circuit tests. The paper is organized as follows: Section II introduces the basic principle of the novel electrothermal modeling method. Then it presents the case study of a 1.7 kV/1 kA IGBT power module, to further describe the procedures, including profile definition, supervision scripts and model preparation. Section III shows the simulation results. It demonstrates the capability of the proposed method to investigate the electrical/ thermal behaviors during the power modules short-circuit, especially the electro-thermal interacting effects. Section IV briefly introduces the NDT setup, including short-circuit time setting schemes. Section V compares the modeling results with experimental results, demonstrating the new approach's accuracy and capabilities. Section V concludes the paper with discussions.
ELECTRO-THERMAL MODELI G OF HIGH POWER IGBT MODULE
The basic principle of the proposed electro-thermal modeling method is described in this section. In order to illustrate this novel PSpice-Icepak co-simulation method, a case study of a 1.7 kV/1 kA commercial IGBT module is given in this section. The IGBT power module information is introduced.
Then, the co-simulation configuration is explained in details, including: simulation profile definition, electrical model and thermal model configurations, as well as MATLAB supervision configuration.
Basic Principle
The proposed electro-thermal modeling method includes three major parts: a physics-based, device-level IGBT electrical model in PSpice, IGBT thermal analysis model in ANSYS/Icepak, and a monitoring program in MATLAB.
Based on the PSpice electrical simulation, power loss distribution inside the chip is obtained and sent to the thermal simulation, and then ANSYS/Icepak thermal simulation feeds back temperature distribution to the PSpice electrical simulation, finally the chip temperature distribution can be achieved. The co-simulation process is shown in Fig. 1 , of which the details will be illustrated in following sections through a case study of a 1.7 kV/1 kA IGBT power module.
Information about the Studied IGBT Module
This 1.7 kV/1 kA IGBT power module is widely used in high power applications, for instance wind turbine systems. The main specifications of the IGBT module are shown in Table I . The chips are soldered on a standard Direct Copper Bonded (DCB) layer, which is further soldered to a Cu baseplate, and the cross section structure is plotted in Fig. 2 . It is worth noting there are six identical sections connected in parallel to increase the current capability, as shown in Fig. 3 , so that the rated short-circuit current is 4 kA. Each section includes two IGBT chips and two freewheeling diode chips, which are configured as a half-bridge. 
Simulation Profile Definition
As is well known, the most critical abnormal working condition for IGBTs is short-circuit, where both high voltage and high current are applied to the device at the same time. Therefore, a standard 10 μs short-circuit duration is chosen in the case study, with a thermal simulation step of 1 μs. It is worth noting that the diodes do not operate in this case study. A MATLAB script is implemented to prepare configuration files and then coordinate information sharing between the other software at each thermal simulation step. Operations are divided into preparation state and simulation state.
During the preparation state, the MATLAB script automatically divides the device under simulation (i.e. the IGBT) into a specific number of virtual cells, which should be rectangle-shaped. Each cell includes one power source and one temperature monitoring point, which are placed in the IGBT body.
One PSpice sub-circuit is automatically generated for each cell starting from a circuit template file, that includes the parameter identified for the considered device, and all of them are connected in parallel. The user should also define the external PSpice circuit profile as normal operation, overload or short-circuit.
During the simulation state, the power loss of each cell is calculated by the PSpice circuit with time resolution of nanoseconds for a given constant temperature map. The PSpice simulation lasts a thermal time step (typically in the range of microseconds) and it is stopped. At this point, dissipated power losses are given to the thermal simulation -
In the electrical model, the studied IGBT chip is divided into 4 by 4 cells. According to the information from manufacturer, the IGBT module's stray inductance is 10 nH, its gate capacitance is 81 nF, while the IGBT chip is 12.6 mm by 12.6 mm square size. Based on the datasheet information, corresponding IGBT lumped charge model can be obtained according to the method in [12] .
Based on the information provided by the IGBT manufacturer, one IGBT section model is constructed in Icepak for thermal simulation. The geometry information of one section in Icepak is shown in Fig. 4 (a) , and the cross section of the Icepak model is shown in Fig. 4 (b) . It contains Al top layer, IGBT trench gate layer, IGBT body layer, solder, DCB and baseplate. Power source is located in the IGBT body layer. 543,000 nodes are defined in Icepak model. The thermal conductivity and heat capacity information of the materials used in the simulations at 25 ºC are listed in Table 2 [13] .
ELECTRO-THERMAL SIMULATIO RESULTS
As mentioned in last section, a standard 10 μs shortcircuit duration has been chosen in the case study. There are two different short-circuit types: Type 1 short-circuit happens during IGBT turn-on, while Type 2 short-circuit happens when IGBT is at on-state, as illustrated in Fig. 5 . At present, only type 1 short-circuits are studied in this paper.
Electrical Simulation Results
When a short-circuit happens during IGBT turn-on (at 5 μs), collector current Ic rises rapidly until reaching the saturated value of 780 A. It is noted that the IGBT chip's rated current is 150 A. Due to the high current slope di/dt and the stray inductance, there is a voltage drop during the shortcircuit turn-on, at the collector voltage waveform. The PSpice simulation results are plotted in Fig. 6 .
According to semiconductor physics, IGBT short-circuit current decreases with the junction temperature rising [14] . This phenomenon is also evidenced in the simulation, as shown in Fig. 6 . Because the IGBT cells temperature is updated every thermal step -1 μs, the short-circuit current also decreases by 1 μs step. As introduced in Section II, part 3, the thermal step duration can be modified in the MATLAB script according to requirements.
The voltage overshoot during the short-circuit turn-off is also because of the high current slope di/dt and the stray inductance.
Thermal Simulation Results
Four chip temperature maps obtained during short-circuit are depicted in Fig. 7 . They are before short-circuit (at 2 μs), during short-circuit (at 10 μs), after short-circuit (at 16 μs and 18 μs) respectively. In the study case, temperature rises almost uniformly on the whole chip, but still some differences can be observed. This is because of the not perfectly equal current distribution among cells. The cells under bond-wires are conducting more currents than the others.
Before short-circuit, the chip is at room temperature (25 ºC) (as shown in the first picture at 2 μs). During short-circuit (at 10 μs): cells under bond wires (cells 1-4 and cells 9-12) are about 5 ºC hotter than other ones because of the imbalanced current. After the turn-off of short-circuit, the temperature keeps rising due to the heat flow from the Si layer. IGBT chip's temperature rises as high as 150 °C at 18 μs due to the high energy shock in these conditions.
EXPERIMAL VALIDATIO BY MEA S OF O -DESTRUCTIVE TESTI G SETUP

Testing Setup Structure and Principle
The most critical abnormal working condition for IGBTs is a short-circuit, where both high voltage and high current can damage the device within several tens of μs. In order to test short-circuits without damage, a non-destructive testing method has been proposed, the circuit of which is shown in Fig. 8 . The NDT includes the Device Under Test (DUT), the series protection, parallel protection, load inductance L load , DC link capacitance C DC , a high voltage power supply V DC , Schottky diodes, negative-voltage capacitance C NEG with corresponding negative voltage supply V NEG .
The NDT structure includes the following parts. A highvoltage power supply charges up a high-voltage capacitor bank C DC . The stored energy is used to supply power for short-circuits. The on-state series protection switch will be switched off immediately after the test and save the DUT. A Computer-Aided-Design (CAD) busbar has been developed to minimize the overall circuit inductance by optimization of the mutual coupling of the busbar components [15] . A 100 MHz FPGA provides the driving signals for the DUT and the switches for the protection, and also provides the precise time control for electrical measurement. The remote control and data acquisition is achieved by a Personal Computer (PC) which supervises the operation by connecting a LeCroy HDO6054-MS oscilloscope via an Ethernet link and a FPGA board through an RS-232 bus. Two commercial IGBT drivers drive the protection switches and the DUT respectively. In order to perform short-circuits, the corresponding protection circuit on the DUT drivers has been deactivated. During tests, collector current, collector voltage and gate voltage waveforms are acquired together with the current flowing through a specific section of the DUT. The operating principle is as follows: as shown in Fig. 8 , the power circuit is divided into two loops -Loop 1, (the main loop) including the series protection, and Loop 2, including a parallel protection; the DUT is located in the common branch. The tester is operated in a standard single-shot way, so that the energy stored in the capacitors C DC is used for the tests. C DC and C NEG are composed of five and three capacitors in parallel, respectively, in order to reduce the intrinsic stray inductances. The same principle has been adopted for the two switches of the series protection, the two switches of the parallel protection and the five Schottky diodes.
Loop 2 is designed to improve the performance of the NDT. The "non-destructive testing" means that the series protection is activated right after the commutation to prevent the DUT from explosions in case of failure. This capability is strictly dependent on the series protection's capability to cut the current flowing through the DUT to zero immediately after the test. However, the turn-off transition of the series protection is non-ideal because IGBT switches have current tails, which would continue flowing through the DUT. To avoid this effect and divert the current tail, the parallel protection is fired up together with the activation of the series one. As demonstrated in [16] , to improve the parallel intervention as well, a negative voltage biases a capacitor bank C NEG in order to enhance the voltage fall promptness during IGBT turn-on. Furthermore, to avoid a negative current flowing through the DUT, the Schottky diode bank is placed in series.
Short-circuit Operation Time Setting
The NDT can provide both short-circuit types by different configuration and control time schemes. At present, only type 1 short-circuits are studied. The circuit configuration and the control timing scheme for type 1 short-circuits are illustrated as follows:
Type 1 short-circuits happen at the device turn-on transient. The load inductance L load is removed in the main circuit. Before tests, the series protection is in on-state and the parallel protection is in off-state. Loop 1 has the stray inductance only and the Schottky diodes behave almost ideally, so the DUT is connected directly to the C DC capacitors. During the tests, the DUT falls to short-circuit when it is triggered. After the precise controlled time by 100 MHz FPGA, the DUT short-circuit is switched off by series protection IGBTs. At the same time, the parallel protection is turned on to avoid the undesirable tail current through DUT. The corresponding control time sequences of the series and parallel protections and DUT are as shown in Fig. 9 . The negative voltage V EG can speed up the parallel protection, and the Schottky diodes can avoid a current flow from the DUT to the negative voltage.
Experimental Validation
In order to validate the electro-thermal model of the power module, the short-circuit tests have been carried out at the same condition of the simulation. A 10 μs short-circuit test at 700 V for the studied power module has been performed in the laboratory at room temperature (25 ºC). The short-circuit current of one IGBT chip reaches 780 A, and decrease as the time increasing. Experimental collector voltage/ current waveforms are shown in Fig. 10(a) . Due to the test circuit stray inductance, it is observed the collector voltage undershoot and overshoot at the starting and end of the short-circuit operation, respectively. The comparison between the simulated and experimental short-circuit waveforms is shown in Fig. 10(b) . It shows that the co-simulation can predict short-circuit current precisely; especially how short-circuit current decreases due to selfheating effects.
CO CLUSIO S
An advanced IGBT electro-thermal modeling approach has been presented to study short-circuits of a 1.7 kV/1 kA commercial IGBT module.
The approach successfully predicts the current and temperature distribution inside the chip of power IGBT modules, which is further validated by a 6 kA/1.1 kV non-destructive tester.
The experimental validation demonstrated the modeling approach's capability for assisting in reliability design of high power IGBT power modules with respect to electrical/thermal behavior under severe conditions.
